INTRODUCTION
Multilevel voltage source converters (VSCs) have gained practical interest in medium and high power applications. The reason for this is because multilevel converter topologies provide high power handling capability with reduced harmonics and lower switching losses as compared to the conventional two-level VSC [1], [2] . The most popular multilevel VSCs are the cascaded multi-modular converter [3] , the diode-clamped converter (DCC) [4] , which is also known as neutral-point-clamped (NPC) converter, and the flying capacitor (FC) converter [5] .
One of the challenges associated with multilevel converters is the voltage balancing of the capacitors. In the case of the three-level NPC topology the neutral-point (NP) potential has to be regulated at half of the dc-link voltage. The NP voltage maintains balance in the steady state as long as the average current injected into the NP is zero. Nevertheless, some current deviations may be seen when looking over a switching period; hence appearing some low-frequency NP voltage oscillations. Some modulation strategies can avoid such ripples [6] , but they increase the switching frequency in the power devices and the distortion in the output voltages. Furthermore, the voltage balancing control of n-Ievel DCC topologies with a high number of levels (n>3) becomes complex and impractical.
In the three-level FC converter, the control of the FCs voltages is relatively simple; it can be performed independently per each phase by simply alternating the two available redundant switching states. A similar voltage balancing technique can be applied to FC topologies with a higher number of levels (n>3). However, in this case there are more redundant states to deal with, and also more FCs to be controlled. Each redundant state produces different effects on the capacitor voltages. Consequently, controlling the voltages across the capacitors becomes a challenge.
There are many voltage balancing techniques found in the literature for FC multilevel converter. They can be classified into two main categories. The first capacitor voltage balancing techniques are based on the natural balancing mechanism of the converter and therefore they operate in open loop [7] - [16] . Those techniques are mostly based on modifying the phases and shapes of the carriers. The FC voltages, however, fail to retain their desired levels when there are disturbances due to nonlinearities or asymmetries in the system. Therefore, additional compensation based on a feedback control algorithm is usually required to balance the FC voltages. The voltage balancing mechanism can be accentuated by means of external circuits [11]- [13] , which usually consist of RLC filters. In [12] , a comparison between PD-PWM and PS-PWM is made, where PD-PWM shows better voltage balancing dynamic. However, the addition of extra passive components makes the system unreliable and large. Moreover, some additional losses are introduced because of the filter.
A second group of solutions make use of active schemes to achieve voltage balance in the FCs [17]- [22] . The balancing schemes are based on changing the switching pattern for the capacitor voltage balance. In [17] , the voltage balancing scheme is integrated in a direct torque control strategy for motor drive applications. The solution of voltage balancing discussed in [18] is based on an exact linearization and is attractive for dc-dc conversion applications. In [19] , a control scheme for a five-level multilevel FC converter is introduced using corrected modulation waveforms by means of adding a square-shaped signal. Nonetheless, the output voltage is affected. In [20] , the proposed algorithm uses redundant switching states to adjust the time of the switching functions; however, the algorithm is based on PS-PWM, which produces line-to-line voltages of inferior spectrum quality than PD PWM [12] . In [21] , the voltage balancing control is based on space-vector modulation (SVM) by selecting the appropriate redundant switching states. This voltage balancing scheme seems to be very effective. The authors however do not perform any switching frequency analysis for the proposed voltage balancing strategy and neither have they evaluated the spectrum of the output voltages. A similar voltage balancing approach is conducted in [22] using a cost function but in this case under a PD-PWM scheme. The authors determine the average switching frequency of the power devices and the output voltage spectrum. Finally, in [23] a proportional integral (PI) controller is used to compensate for the voltage errors in the FCs. However, the dynamic of the system for balancing the capacitor voltages using PI controllers is slower compared to the selection of optimal redundant states in the modulation [21] . Furthermore, the tuning of the PI parameters is required [24] , and it becomes difficult for converters with a high number of levels. Additionally, for converters with a number of levels higher than three (n>3) the authors in [23] suggest delaying the measured capacitor voltage signals to regulate the FC voltages, yet this scheme is based on a trial and error strategy.
This paper is a continuation of the previous work presented in [22] . The main objective is to develop an improved capacitor voltage balancing strategy, based on a PD-PWM scheme that uses only optimum switching transitions. Hence, further reduction in the switching frequency of the power device is achieved. The voltage balancing mechanism is performed by a cost function that helps to select the optimal switching transitions. The switching frequencies of the power devices are evaluated and compared to the previous voltage balancing scheme [22] , which is based on optimizing the switching states independently and it does not avoid the critical switching transitions. The strategy in [22] is called optimal-state voltage balancing (OS VB) scheme. The modulation strategy proposed in this paper that optimizes the transitions between consecutive states is called optimal transition voltage balancing (OTVB) scheme. The analysis shows that by using the OTVB method, a significant reduction in the switching frequencies can be achieved as compared to OSVB. The voltage ripples in the FCs are also analyzed for the two voltage balancing modulation strategies. The rest of the paper is organized as follows. Section II describes the operating principle of a five-level FC converter and the OSVB scheme. Section III introduces the OTVB scheme for reducing the switching frequencies in the power devices. Section IV presents some simulation results to verifY the effectiveness of the proposed voltage balancing scheme on a five-level FC topology. In this section, switching frequencies on the power devices and capacitor voltage ripples are compared with those produced by the OSVB strategy. Finally, the conclusions are summarized in Section V.
II.
OPERATING PRINCIPLE OF THE FC CONVERTER AND THE OS VB SCHEME 
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Vdc/2, and Vd/4, respectively, where the subscript ' x ' is used for the phase identification x={ a, b, c}, and 'Vdc' is the voltage of the dc bus. Consequently, the voltage across each switch is only one quarter of the dc-link voltage. The switch control functions are defined as SX Y ' where ' y ' is used to identifY the particular switch in the phase leg of the FC converter (y=1, ... ,8). The control functions can take two values Sx y ={O,l}, meaning "0" for switch off and "1" for switch on. The switch pairs in each phase leg Sxl-SxS, Sx2-Sx7, SxrSx6 and Sx4-SxS, operate in a complementary manner. Each phase can generate five output voltage levels, with respect to the dc negative rail "0", i.e. 0, Vd/4, Vd/2, 3Vd/4 and Vdc ' Using Kirchhoff's voltage and current laws, the line-to ground voltage Vxo and the currents through the FCs (icxJ, iCx2 and icx3) can be written as:
Based on these fundamental equations, the line-to-ground voltage and the currents in the FCs are determined for all switching states and are shown in Table I . The switching states are indicated by binary notation representing the control functions of the upper switches of the leg. As it can be seen in this Table I , the redundant switching states for the voltage levels 3 Vdc/4, Vdc/2, and Vdcl4 define different current paths through the FCs. Fig. 2 shows the possible transitions between consecutive voltage levels considering the sixteen switching states of a leg. The binary notation of the switch control functions is also represented by its decimal number in curly brackets, as shown in Table I . PD-PWM requires four carriers of the same amplitude, frequency and phase, which are arranged into contiguous bands that fully occupy the linear modulation range. A reference sinusoidal modulation signal is compared with the four triangular carriers to define the voltage levels that have to be generated at the output. This strategy is spectrally superior to other carrier layouts because it produces large harmonic concentration at some specific frequencies that cancels in the line-to-line voltages, hence reducing the output harmonic distortion [10] . However, the PD-PWM does not provide natural capacitor voltage balance. Therefore, an active balancing scheme is required to stabilize the FCs voltages to the desired levels.
The OSVB scheme is based on minimizing a cost function, which is given as follows [21] , [22] : 1
where ' x ' identifies the phase, and 'z' is the switching state z={0, ... ,15}; for example, Jal2 is the cost function calculated for phase a and the switching state {12}, i.e. sal=l, saz=l, Sa3=0 and Sa4=0 (or 1100). 'j' is the index used for the ident i fication of each FC (j={I ,2,3}), being CX} a particular FC, 'Vcx/' its reference voltage, and 'n' is the number of levels (n = 5 in this paper). This cost function is positively defined and if all the FC voltages equal their reference values, it becomes zero. Therefore, this cost function has to be minimized at any switching period to attain voltage balance. One of the methods for minimizing the cost function is through differentiation of (5), as follows:
where �VCX I is the voltage deviation of a FC (�vcx.FvcxrVcx/)' and icx1 is the current in each FC, which depends on the selected redundant switching state and load current, as shown in Table I . When the modulator defines two particular voltage levels for the following switching period, the cost function is evaluated for all redundant switching states available for each of those levels. Based on the calculated values, a single switching state is selected for each level, which are the ones that provide the minimum value to the cost function. They are therefore used to define the gating signals.
It should be remarked that the optimal switching states between two consecutive voltage levels are selected independently one from another. This might not be optimal from the point of view of voltage balancing. Furthermore, the OS VB does not avoid the critical transitions, thus resulting in higher switching frequencies for the power devices.
III.
SWITCHING TRANSITIONS AND OTVB SCHEME . �. As a result, they produce the minimum number of switching events. On the other hand, the transitions between two switching states represented by dashed lines are critical, as the change between two states may occur in two bits or more. For example, an optimal transition is produced when switching between the states '0001{l}' and '0101{5}' (see Fig. 2 ), while the transition between the states '0001{l}' and '01l0{6}' is a critical one. Hence, if the critical transitions are chosen, the switching frequencies of the power devices increase. Additional switching events can be produced due to the transitions within the same voltage level. Nevertheless, those transitions can be avoided by using sawtooth-shaped carriers further reduced by avoiding the critical transitions between consecutive levels. However, avoiding the critical transitions will worsen the FC voltage balance. This effect can be attenuated by using a modulation scheme that chooses the optimal sequence between the consecutive states, and not only the optimal states separately. As a result, the FC voltage balance will improve.
The cost function in (5) is modified to select the optimum switching transitions between two states of different voltage level and is given as: (7) where 'x' identifies the phase (x={a,b,c}), 'snl' is the first state, 'sn2' is the second state, 'dil' E [0,1] is the duty cycle of the first state and 'di2' E [0,1] is the duty cycle of the second state.
As shown in Fig. 3 , the duty cycle of an output voltage level in a PD-PWM can be obtained as follows: 
where 'vmx' is the modulation signal that ranges in the interval [-1,1] under linear operation mode. The cost function of the transitions between two different voltage levels is positively defined, and if all the FC voltages are regulated at their reference value, it becomes zero. Hence, in order to achieve voltage balance, this cost function needs to be minimized at any switching period using differentiation. Thus, differentiating (7), the following expression is obtained:
Switching Frequency using OTVB scheme (Hz) 600 -lc=��� 
where ' iCx j ,Snl ' and ICx j ,Sn/ are the capacitor currents of the corresponding states. They depend on the load currents and the redundant switching states, as shown in Table I . 'll vcx / are the voltage deviations of the FCs (llvcx1vcxrVcx/).
When the modulator defines two particular voltage levels for the following switching period, the cost function is evaluated for all the redundant optimum switching transitions available for those levels. Based on the calculated values, the switching transition that provides the minimum value to the cost function is selected. In order to avoid over-switching, all the critical transitions are skipped in the selection process.
Once the optimal switching transition is selected, the two consecutive switching states are determined, which define the gating signals of the transistors. IV.
PERFORMANCE EVALUATION AND ANALYSIS
In this section, the modulation strategy with the proposed voltage balancing scheme is applied to a five-level FC VSC in MATLAB/Simulink [25] using PLECS Blockset [6] . In the simulations, the dc voltage is Vdc=8 kV and a Wye R-L load rated at 1 MV A with cos<p=0.99 is connected to the converter output. The value of the FCs is C=100 IlF. The fundamental and the carrier frequencies are j=50 Hz and is=2.5 kHz, respectively.
The dynamic response of the closed loop voltage balancing scheme is shown in Fig. 5 . In this simulation, the initial capacitor voltages are Vcal=8 kV, Vca2=3 kV and VCa3=1 kV, and are regulated to the desired voltages, i.e. 6 kV, 4 kV, and 2 kV, respectively. It can be observed that the capacitor voltages reach their reference values in about 25 ms. Once in the steady state condition, there is a step change in the load (the resistor value changes from 64 to 32 Q), and later, at t=60 ms, the modulation index changes from m=0.8 to m=1.
Observe that during the transients the voltages in the FCs remain unaffected. Hence, the proposed voltage balance control proves to be robust not only in the steady state but also under dynamic operating conditions. 
